<?xml version='1.0' encoding='UTF-8'?>
<?xml-stylesheet href="/static/style.xsl" type="text/xsl"?>
<rss xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/" version="2.0">
  <channel>
    <title>Most recent entries from all</title>
    <link>https://vulnerability.circl.lu</link>
    <description>Contains only the most 10 recent entries.</description>
    <docs>http://www.rssboard.org/rss-specification</docs>
    <generator>python-feedgen</generator>
    <language>en</language>
    <lastBuildDate>Tue, 29 Sep 2026 13:05:22 +0000</lastBuildDate>
    <item>
      <title>CVE-2026-90274 — coresight: etm4x: fix underflow for usage of (nrseqstate - 1)</title>
      <link>https://vulnerability.circl.lu/vuln/cve-2026-90274</link>
      <description>&lt;p&gt;&lt;strong&gt;Affected:&lt;/strong&gt; Linux&lt;/p&gt;
&lt;p&gt;In the Linux kernel, the following vulnerability has been resolved:&lt;/p&gt;
&lt;p&gt;coresight: etm4x: fix underflow for usage of (nrseqstate - 1)&lt;/p&gt;
&lt;p&gt;According to IHI006H Embedded Trace Macrocell Architecture
Specification[0], TRCSEQEVR&amp;lt;n&amp;gt; is implemented only when
TRCIDR5.NUMSEQSTATE is 0b100, in which case n ranges from 0 to 2;
otherwise, TRCIDR5.NUMSEQSTATE is 0b000.&lt;/p&gt;
&lt;p&gt;IOW, the number of usage in the initialisation or setting
TRCSEQEVR&amp;lt;n&amp;gt; with drvdata-&amp;gt;nrseqstate - 1 in the loop could make
underflow issue when TRCIDR5.NUMSEQSTATE is 0b000.&lt;/p&gt;
&lt;p&gt;Therefore, introduce nr_seq_ctrls field and untie it from nrseqstate.
As part of this introduce ETM_MAX_SEQ_TRANSITIONS macro and
apply nr_seq_ctrls and above macro to TRCSEQEVR&amp;lt;n&amp;gt; relevant fields setup.&lt;/p&gt;</description>
      <content:encoded>&lt;p&gt;&lt;strong&gt;Affected:&lt;/strong&gt; Linux&lt;/p&gt;
&lt;p&gt;In the Linux kernel, the following vulnerability has been resolved:&lt;/p&gt;
&lt;p&gt;coresight: etm4x: fix underflow for usage of (nrseqstate - 1)&lt;/p&gt;
&lt;p&gt;According to IHI006H Embedded Trace Macrocell Architecture
Specification[0], TRCSEQEVR&amp;lt;n&amp;gt; is implemented only when
TRCIDR5.NUMSEQSTATE is 0b100, in which case n ranges from 0 to 2;
otherwise, TRCIDR5.NUMSEQSTATE is 0b000.&lt;/p&gt;
&lt;p&gt;IOW, the number of usage in the initialisation or setting
TRCSEQEVR&amp;lt;n&amp;gt; with drvdata-&amp;gt;nrseqstate - 1 in the loop could make
underflow issue when TRCIDR5.NUMSEQSTATE is 0b000.&lt;/p&gt;
&lt;p&gt;Therefore, introduce nr_seq_ctrls field and untie it from nrseqstate.
As part of this introduce ETM_MAX_SEQ_TRANSITIONS macro and
apply nr_seq_ctrls and above macro to TRCSEQEVR&amp;lt;n&amp;gt; relevant fields setup.&lt;/p&gt;</content:encoded>
      <guid isPermaLink="false">https://vulnerability.circl.lu/vuln/cve-2026-90274</guid>
    </item>
  </channel>
</rss>
